“Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters”. IACR Transactions on Cryptographic Hardware and Embedded Systems 2025, no. 1 (December 9, 2024): 656–683. Accessed December 25, 2024. https://ojs.ub.ruhr-uni-bochum.de/index.php/TCHES/article/view/11942.