Fallnich D, Lanius C, Zhang S, Gemmeke T. Efficient ASIC Architecture for Low Latency Classic McEliece Decoding. TCHES [Internet]. 2024 Mar. 12 [cited 2025 Feb. 16];2024(2):403-25. Available from: https://ojs.ub.ruhr-uni-bochum.de/index.php/TCHES/article/view/11434